

	Document ID	Issue Date	Pages	Title	Current OR
1	US 20040040006 A1	20040226	14	Design method for integrated circuit having scan function	716/8
2	US 20040015803 A1	20040122	33	Timing based scan chain implementation in an IC design	716/10
3	US 20040015788 A1	20040122	13	Scan insertion with bypass login in an IC design	716/1
4	US 20030216901 A1	20031120	231	Design apparatus and a method for generating an implementable description of a digital system	703/13
5	US 20030149953 A1	20030807	38	Integrated circuit cell library	716/17
6	US 20030144828 A1	20030731	237	Hub array system and method	703/21
7	US 20030009727 A1	20030109	90	Circuit designing apparatus, circuit designing method and timing distribution apparatus	716/1
8	US 20020184560 A1	20021205	61	Multiple-capture DFT system for scan-based integrated circuits	714/25
9	US 20020152060 A1	20021017	207	Inter-chip communication system	703/17
10	US 20020083398 A1	20020627	90	Circuit designing apparatus, circuit designing method and timing distribution apparatus	716/1
11	US 20020038401 A1	20020328	15	Design tool for systems-on-a-chip	710/305
12	US 6728936 B1	20040427	17	Datapath bitslice technology	716/2
13	US 6678871 B2	20040113	84	Circuit designing apparatus, circuit designing method and timing distribution apparatus	716/6

	Document ID	Issue Date	Pages	Title	Current OR
14	US 6618834 B2	20030909	88	Circuit designing apparatus, circuit designing method and timing distribution apparatus	716/2
15	US 6617621 B1	20030909	31	Gate array architecture using elevated metal levels for customization	257/207
16	US 6606588 B1	20030812	141	Design apparatus and a method for generating an implementable description of a digital system	703/15
17	US 6539536 B1	20030325	69	Electronic design automation system and methods utilizing groups of multiple cells having loop-back connections for modeling port electrical characteristics	716/18
18	US 6463560 B1	20021008	32	Method for implementing a bist scheme into integrated circuits for testing RTL controller-data paths in the integrated circuits	714/733
19	US 6453454 B1	20020917	11	Automatic engineering change order methodology	716/11
20	US 6445065 B1	20020903	29	Routing driven, metal programmable integrated circuit architecture with multiple types of core cells	257/691
21	US 6434733 B1	20020813	17	System and method for high-level test planning for layout	716/11
22	US 6405355 B1	20020611	25	Method for placement-based scan-in and scan-out ports selection	716/8
23	US 6324678 B1	20011127	45	Method and system for creating and validating low level description of electronic design	716/18
24	US 6292764 B1	20010918	24	Tunable architecture for device adapter	703/14

	Document ID	Issue Date	Pages	Title	Current OR
25	US 6260177 B1	20010710	20	Automatic configuration of gate array cells using a standard cell function library	716/2
26	US 6237121 B1	20010522	15	Method and apparatus for performing register transfer level scan selection	714/726
27	US 6216252 B1	20010410	53	Method and system for creating, validating, and scaling structural description of electronic device	716/1
28	US 6195776 B1	20010227	30	Method and system for transforming scan-based sequential circuits with multiple skewed capture events into combinational circuits for more efficient automatic test pattern generation	714/738
29	US 6106568 A	20000822	45	Hierarchical scan architecture for design for test applications	716/18
30	US 6067650 A	20000523	46	Method and apparatus for performing partial unscan and near full scan within design for test applications	714/726
31	US 6031981 A	20000229	10	Reconfigurable gate array cells for automatic engineering change order	716/10
32	US 5963454 A	19991005	19	Method and apparatus for efficiently implementing complex function blocks in integrated circuit designs	716/18
33	US 5949692 A	19990907	45	Hierarchical scan architecture for design for test applications	716/18
34	US 5903466 A	19990511	37	Constraint driven insertion of scan logic for implementing design for test within an integrated circuit design	716/18
35	US 5870308 A	19990209	49	Method and system for creating and validating low-level description of electronic design	716/18

	Document ID	Issue Date	Pages	Title	Current OR
36	US 5831868 A	19981103	35	Test ready compiler for design for test synthesis	716/18
37	US 5828579 A	19981027	46	Scan segment processing within hierarchical scan architecture for design for test applications	716/2
38	US 5812561 A	19980922	17	Scan based testing of an integrated circuit for compliance with timing specifications	714/726
39	US 5801958 A	19980901	95	Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information	716/18
40	US 5703789 A	19971230	36	Test ready compiler for design for test synthesis	716/4
41	US 5696771 A	19971209	46	Method and apparatus for performing partial unscan and near full scan within design for test applications	714/726
42	US 5663967 A	19970902	12	Defect isolation using scan-path testing and electron beam probing in multi-level high density asics	714/737
43	US 5598344 A	19970128	51	Method and system for creating, validating, and scaling structural description of electronic device	716/18
44	US 5596585 A	19970121	14	Performance driven BIST technique	714/733
45	US 5572436 A	19961105	48	Method and system for creating and validating low level description of electronic design	716/18

	Document ID	Issue Date	Pages	Title	Current OR
46	US 5557531 A	19960917	47	Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including estimating power dissipation of physical implementation	716/1
47	US 5555201 A	19960910	95	Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information	716/1
48	US 5553002 A	19960903	47	Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface	716/11
49	US 5544066 A	19960806	47	Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of low-level design constraints	716/18
50	US 5541849 A	19960730	46	Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters	716/18